General Flow for this Lab

0
0
21
1 week ago
PDF Preview
Full text
(1)Lab Workbook. Simple Hardware Design Lab. Simple Hardware Design Lab Introduction This lab guides you through the process of using Xilinx Platform Studio (XPS) to create a simple processor system targeting the Spartan-3E Starter Kit. Objectives After completing this lab, you will be able to: • •. Create an XPS project by using the Base System Builder (BSB) Create a simple hardware design by using Xilinx IP cores available in the Embedded Development Kit. Design Description The purpose of the lab exercises is to walk you through a complete hardware and software processor system design. Each lab will build upon the previous lab. The following diagram represents the completed design (Figure 1).. www.xilinx.com/university xup@xilinx.com. SP3E 1-1.

(2) Simple Hardware Design Lab. Lab Workbook. Figure 1. Completed Design In this lab, you will use the BSB of the XPS system to create a processor system consisting of the following processor IP (Figure 2): • • • • • • •. MicroBlaze (version 8.20.a) PLB_MDM LMB BRAM controllers for BRAM BRAM UART for serial communication GPIO for LEDs MPMC controller for external DDR_SDRAM memory. SP3E 1-2. www.xilinx.com/university xup@xilinx.com.

(3) Lab Workbook. Simple Hardware Design Lab. Figure 2. Processor IP. Procedure This lab is separated into steps that consist of general overview statements that provide information on the detailed instructions that follow. Follow these detailed instructions to progress through the lab. This lab comprises 3 primary steps: You will create a project using the base system builder, analyze the hardware, generate memory testApp in SDK and, finally, test in hardware. Note: If you are unable to complete the lab at this time, you can download the original lab files for this module from the Xilinx University Program site at http://www.xilinx.com/university. General Flow for this Lab Step 1: Creating the Project Using the Base System Builder. Step 2: Analyze the Hardware. Step 3: Generate Memory TestApp in SDK Simulink Blocks. www.xilinx.com/university xup@xilinx.com. Step 4: Test in Hardware. SP3E 1-3.

(4) Simple Hardware Design Lab. Lab Workbook. Creating the Project Using the Base System Builder 1-1.. Step 1. Launch Xilinx Platform Studio (XPS) and create a new project. Use Base System Builder to generate a MicroBlaze system and memory test application targeting the Spartan-3E starter kit.. 1-1-1. Open XPS by selecting Start Xilinx Platform Studio.. All Programs. Xilinx ISE Design Suite 13.2. EDK. 1-1-2. Leave the default Base System Builder wizard (recommended) option and click OK to start the wizard (Figure 3). If you clicked cancel, you can select File New Project and the same dialog box will appear.. Figure 3. New Project Creation Using Base System Builder 1-1-3. Browse to c:\ xup\ embedded\ labs directory, create a new folder called lab1 and select it, and click Open followed by click Save (Figure 4). Select the PLB System option and click OK.. SP3E 1-4. www.xilinx.com/university xup@xilinx.com.

(5) Lab Workbook. Simple Hardware Design Lab. Figure 4. Assigning Project Directory 1-1-4. Select the I would like to create a new design option in the Welcome to Base System Builder dialog box and click Next. 1-1-5. In the Board Selection dialog box, specify the settings below (Figure 5) and click Next to continue. o o o. Board Vendor: Xilinx Board Name: Spartan-3E Starter Board Board Revision (Verify on board): D. Figure 5. Board Selection Dialog Box 1-1-6. In the System Configuration dialog, leave the default Single-Processor System option (Figure 6) and click Next.. www.xilinx.com/university xup@xilinx.com. SP3E 1-5.

(6) Simple Hardware Design Lab. Lab Workbook. Figure 6. System Configuration Dialog Box 1-1-7. In the Processor Configuration dialog box ( Figure 7 ), leave the default settings (see below) and click Next . o. Reference Clock Frequency: 50 MHz. o. This is the external clock source on the board you are using. This clock will be used to generate the processor and bus clocks. Processor type: MicroBlaze System Clock Frequency - bus Clock Frequency: 50 MHz Local Memory: 8 KB Debug Interface: On-Chip H/W debug module. o o o o. Figure 7. Processor Configuration Dialog Box. 1-2.. Select and configure the LEDs_8Bit, RS232_DCE, and DDR_SDRAM as the only external devices, and dlmb and ilmb controllers as internal to be used. Generate the memory and peripheral test sample applications and linker script.. SP3E 1-6. www.xilinx.com/university xup@xilinx.com.

(7) Lab Workbook. Simple Hardware Design Lab. 1-2-1. In the Peripheral Configurationg dialog, select and configure the RS232_DCE, LEDs_8Bit and DDR_SDRAM as the external peripherals as shown below, removing the rest of the Processor 1 (MicroBlaze) Peripherals. You won’t be able to remove dlmb and ilmb controllers as they are the required internal controllers. o o o. RS232_DCE: XPS UARTLITE, 115200 baud rate, 8 Data bits, no interrupt, no parity (Figure 8) LEDs_8Bit: XPS GPIO. No interrupt (Figure 9) DDR_SDRAM: MPMC Controller (Multi-Port Memory Controller) (Figure 10). At this point you could click Add to add additional IO peripherals and internal peripherals, but you will see an alternative method in the next lab for adding internal peripherals to an existing project.. Figure 8. Configure RS-232 DCE. Figure 9. Configure XPS GPIO. Figure 10. Configure DDR_SDRAM with MPMC Controller Warning: Note that the number of peripherals that appear on each window will depend on the resolution of your monitor.. 1-2-2. Click Next to display the Cache Configuration dialog, make sure nothing is checked. Click Next again. 1-2-3. Verify the system summary in the Summary dialog (Figure 11) and click Finish.. www.xilinx.com/university xup@xilinx.com. SP3E 1-7.

(8) Simple Hardware Design Lab. Lab Workbook. Figure 11. System Summary 1-2-4. A System Assembly View will be displayed (Figure 12) showing peripherals and busses in the system, and the system connectivity.. Figure 12. System Assembly View. SP3E 1-8. www.xilinx.com/university xup@xilinx.com.

(9) Lab Workbook. Simple Hardware Design Lab. Analyze the Hardware 2-1.. Step 2. Generate a block diagram of the system and study the system components and interconnections. Look in the System Assembly View and analyze the bus and port connections. Run PlatGen to generate the system netlists (NGC) and look in Design Summary. Review the generated files.. 2-1-1. Cick on the Generate Block Diagram Image in project to open a block diagram view (Figure 13) and observe the various components that are used in the design.. Figure 13. Block Diagram View of the Generated Project You can zoom in and out and use the scroll bars to navigate around the block diagram. You will see the MicroBlazeTM processor, LMB controller and PLB bus connected to the MicroBlaze processor.. www.xilinx.com/university xup@xilinx.com. SP3E 1-9.

(10) Simple Hardware Design Lab. Lab Workbook. 2-1-2. In the System Assembly View click on plus button and observe the expanded (detailed) bus connection view of the system (Figure 14).. Figure 14. Detailed Bus Connections. Question 1 List the name of the bus connection to the following peripherals: mdm_0:. ____________________. dlmb_cntrl:. ____________________. RS232_DCE:. ____________________. 2-1-3. Click on the Ports filter and have an expanded view similar to Figure 15. This is where you can make internal and external net connections.. SP3E 1-10. www.xilinx.com/university xup@xilinx.com.

(11) Lab Workbook. Simple Hardware Design Lab. Figure 15. Ports Filter. Question 2 List the nets which are connected to the following ports: RS232_DCE - RX:. ____________________. RS232_DCE - TX:. ____________________. LEDs_8Bit - GPIO_IO:. ____________________. 2-1-4. Cick on the Addresses tab and have an expanded view similar to Figure 16. This is where you can assign base/high addresses to the peripherals in the system.. Figure 16. Assign Base/High Addresses. Question 3 Select Addresses filter and list the address for the following instances: RS232_DCE - Base address:. ____________________. RS232_DCE - High address:. ____________________. LEDs_8Bit - Base address:. ____________________. LEDs_8Bit - High address:. ____________________. dlmb_cntlr - Base address:. ____________________. dlmb_cntlr - High address:. ____________________. www.xilinx.com/university xup@xilinx.com. SP3E 1-11.

(12) Simple Hardware Design Lab. Lab Workbook. ilmb_cntlr - Base address:. ____________________. ilmb_cntlr - High address:. ____________________. DDR_SDRAM - Base address:. ____________________. DDR_SDRAM - High address:. ____________________. 2-1-5. Run PlatGen by selecting Hardware Generate Netlist or click. in the toolbar.. 2-1-6. Click on the Design Summary tab. The Design Summary allows you to quickly access design overview information, reports, and messages. It displays information specific to your targeted device and software tools. The panes on the left side of the Design Summary allow you to control the information displayed in the right pane. 2-1-7. Browse to the Lab1 project directory using Windows Explorer. Several directories containing VHDL wrappers and implementation netlists have been created.. Question 4 List the directories that were created. ___________________________________________ ___________________________________________. Generate Memory TestApp in SDK 3-1.. Step 3. Start SDK from XPS, generate software platform project with default settings and default software project name.. 3-1-1. Start SDK by clicking Project. Export Hardware Design to SDK.. 3-1-2. Click on Export & Launch SDK button with default settings and browse to C:\xup\embedded\labs\lab1\SDK\SDK_Export. 3-1-3. In SDK, select File New Xilinx C Project, select Memory tests from the Select Project Template window and then click Next.. SP3E 1-12. www.xilinx.com/university xup@xilinx.com.

(13) Lab Workbook. Simple Hardware Design Lab. Figure 17. Creating Memory Tests C Project 3-1-4. Click Finish with default settings (with memory_tests_bsp_0 as the default Board Support Package).. www.xilinx.com/university xup@xilinx.com. SP3E 1-13.

(14) Simple Hardware Design Lab. Lab Workbook. Figure 18. Creating Default Board Support Package The memory_tests_0 project will be created in the Project Explorer window of SDK.. Test in Hardware 4-1.. Step 4. Generate bitstream and download to the board. Prior to download, the instruction memory (FPGA Block RAM) will be updated in the bitstream with the executable generated using the GNU compiler.. 4-1-1. Connect and power up the Spartan-3E starter kit. 4-1-2. Open a Hyper Terminal session and configure it with the parameters as shown (Figure 19).. SP3E 1-14. www.xilinx.com/university xup@xilinx.com.

(15) Lab Workbook. Simple Hardware Design Lab. Figure 19. Hyper Terminal Settings 4-1-3. Select Xilinx Tools. Program FPGA in SDK.. 4-1-4. Click on drop-down button and select memory_tests_0.elf file.. Figure 20. Selecting Application 4-1-5. Click Program. The elf file and the system.bit file will be combined into download.bit file which will then be downloaded to program the FPGA.. www.xilinx.com/university xup@xilinx.com. SP3E 1-15.

(16) Simple Hardware Design Lab. Lab Workbook. You should see the following output on Hyper Terminal. Figure 21. Hyper Terminal Output. Conclusion The Base System Builder can be used in XPS to quickly generate a MicroBlaze system and software test application. Several files-including an MHS file representing the processor system are created. A System Assembly View, representing the hardware system, provides hardware system parameters information. After the system has been defined, the netlist of the processor system can be created. You can verify hardware operation by downloading a bitstream (configured with test application) to the FPGA.. Answer 1. List the name of the bus connection to the following peripherals: mdm_0:. mb_plb. dlmb_cntrl:. dlmb. RS232_DCE:. mb_plb. 2. List the nets which are connected to the following ports: RS232_DCE - RX:. fpga_0_RS232_DCE_RX_pin. RS232_DCE - TX:. fpga_0_RS232_DCE_TX_pin. LEDs_8Bit - GPIO_IO:. fpga_0_LEDs_8Bit_GPIO_IO_pin. 3. Select Addresses filter and list the address for the following instances: RS232_DCE - Base address:. 0x84000000. RS232_DCE - High address:. 0x8400ffff. LEDs_8Bit - Base address:. 0x81400000. LEDs_8Bit - High address:. 0x8140ffff. dlmb_cntlr - Base address:. 0x00000000. dlmb_cntlr - High address:. 0x00001fff. ilmb_cntlr - Base address:. 0x00000000. ilmb_cntlr - High address:. 0x00001fff. DDR_SDRAM - Base address:. 0x8c000000. DDR_SDRAM - High address:. 0x8fffffff. SP3E 1-16. www.xilinx.com/university xup@xilinx.com.

(17) Lab Workbook. Simple Hardware Design Lab. 4. List the directories that were created. • • • • • • • • •. __xps blockdiagram data etc hdl implementation microblaze_0 pcores synthesis. www.xilinx.com/university xup@xilinx.com. SP3E 1-17.

(18) Simple Hardware Design Lab. Lab Workbook. Completed MHS File # ############################################################################## # Created by Base System Builder Wizard for Xilinx EDK 13.2 Build EDK_O.61xd # Tue Jul 12 06:55:41 2011 # Target Board: Xilinx Spartan-3E Starter Board Rev D # Family: spartan3e # Device: XC3S500e # Package: FG320 # Speed Grade: -4 # Processor number: 1 # Processor 1: microblaze_0 # System clock frequency: 50.0 # Debug Interface: On-Chip HW Debug Module # ############################################################################## PARAMETER VERSION = 2.1.0 PORT fpga_0_RS232_DCE_RX_pin = fpga_0_RS232_DCE_RX_pin, DIR = I PORT fpga_0_RS232_DCE_TX_pin = fpga_0_RS232_DCE_TX_pin, DIR = O PORT fpga_0_LEDs_8Bit_GPIO_IO_O_pin = fpga_0_LEDs_8Bit_GPIO_IO_O_pin, DIR = O, VEC = [0:7] PORT fpga_0_DDR_SDRAM_DDR_Clk_pin = fpga_0_DDR_SDRAM_DDR_Clk_pin, DIR = O PORT fpga_0_DDR_SDRAM_DDR_Clk_n_pin = fpga_0_DDR_SDRAM_DDR_Clk_n_pin, DIR = O PORT fpga_0_DDR_SDRAM_DDR_CE_pin = fpga_0_DDR_SDRAM_DDR_CE_pin, DIR = O PORT fpga_0_DDR_SDRAM_DDR_CS_n_pin = fpga_0_DDR_SDRAM_DDR_CS_n_pin, DIR = O PORT fpga_0_DDR_SDRAM_DDR_RAS_n_pin = fpga_0_DDR_SDRAM_DDR_RAS_n_pin, DIR = O PORT fpga_0_DDR_SDRAM_DDR_CAS_n_pin = fpga_0_DDR_SDRAM_DDR_CAS_n_pin, DIR = O PORT fpga_0_DDR_SDRAM_DDR_WE_n_pin = fpga_0_DDR_SDRAM_DDR_WE_n_pin, DIR = O PORT fpga_0_DDR_SDRAM_DDR_BankAddr_pin = fpga_0_DDR_SDRAM_DDR_BankAddr_pin, DIR = O, VEC = [1:0] PORT fpga_0_DDR_SDRAM_DDR_Addr_pin = fpga_0_DDR_SDRAM_DDR_Addr_pin, DIR = O, VEC = [12:0] PORT fpga_0_DDR_SDRAM_DDR_DQ_pin = fpga_0_DDR_SDRAM_DDR_DQ_pin, DIR = IO, VEC = [15:0] PORT fpga_0_DDR_SDRAM_DDR_DM_pin = fpga_0_DDR_SDRAM_DDR_DM_pin, DIR = O, VEC = [1:0] PORT fpga_0_DDR_SDRAM_DDR_DQS_pin = fpga_0_DDR_SDRAM_DDR_DQS_pin, DIR = IO, VEC = [1:0] PORT fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin = fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin, DIR = IO PORT fpga_0_clk_1_sys_clk_pin = CLK_S, DIR = I, SIGIS = CLK, CLK_FREQ = 50000000 PORT fpga_0_rst_1_sys_rst_pin = sys_rst_s, DIR = I, SIGIS = RST, RST_POLARITY = 1 BEGIN microblaze PARAMETER INSTANCE = microblaze_0 PARAMETER C_AREA_OPTIMIZED = 1 PARAMETER C_USE_BARREL = 1 PARAMETER C_DEBUG_ENABLED = 1 PARAMETER HW_VER = 8.20.a BUS_INTERFACE DLMB = dlmb BUS_INTERFACE ILMB = ilmb BUS_INTERFACE DPLB = mb_plb BUS_INTERFACE IPLB = mb_plb BUS_INTERFACE DEBUG = microblaze_0_mdm_bus PORT MB_RESET = mb_reset END SP3E 1-18. www.xilinx.com/university xup@xilinx.com.

(19) Lab Workbook. Simple Hardware Design Lab. BEGIN plb_v46 PARAMETER INSTANCE = mb_plb PARAMETER HW_VER = 1.05.a PORT PLB_Clk = clk_50_0000MHz PORT SYS_Rst = sys_bus_reset END BEGIN lmb_v10 PARAMETER INSTANCE = ilmb PARAMETER HW_VER = 2.00.b PORT LMB_Clk = clk_50_0000MHz PORT SYS_Rst = sys_bus_reset END BEGIN lmb_v10 PARAMETER INSTANCE = dlmb PARAMETER HW_VER = 2.00.b PORT LMB_Clk = clk_50_0000MHz PORT SYS_Rst = sys_bus_reset END BEGIN lmb_bram_if_cntlr PARAMETER INSTANCE = dlmb_cntlr PARAMETER HW_VER = 3.00.b PARAMETER C_BASEADDR = 0x00000000 PARAMETER C_HIGHADDR = 0x00001fff BUS_INTERFACE SLMB = dlmb BUS_INTERFACE BRAM_PORT = dlmb_port END BEGIN lmb_bram_if_cntlr PARAMETER INSTANCE = ilmb_cntlr PARAMETER HW_VER = 3.00.b PARAMETER C_BASEADDR = 0x00000000 PARAMETER C_HIGHADDR = 0x00001fff BUS_INTERFACE SLMB = ilmb BUS_INTERFACE BRAM_PORT = ilmb_port END BEGIN bram_block PARAMETER INSTANCE = lmb_bram PARAMETER HW_VER = 1.00.a BUS_INTERFACE PORTA = ilmb_port BUS_INTERFACE PORTB = dlmb_port END BEGIN xps_uartlite PARAMETER INSTANCE = RS232_DCE PARAMETER C_BAUDRATE = 115200 PARAMETER C_DATA_BITS = 8 PARAMETER C_USE_PARITY = 0 PARAMETER C_ODD_PARITY = 0 PARAMETER HW_VER = 1.02.a PARAMETER C_BASEADDR = 0x84000000 PARAMETER C_HIGHADDR = 0x8400ffff BUS_INTERFACE SPLB = mb_plb PORT RX = fpga_0_RS232_DCE_RX_pin www.xilinx.com/university xup@xilinx.com. SP3E 1-19.

(20) Simple Hardware Design Lab. Lab Workbook. PORT TX = fpga_0_RS232_DCE_TX_pin END BEGIN xps_gpio PARAMETER INSTANCE = LEDs_8Bit PARAMETER C_ALL_INPUTS = 0 PARAMETER C_GPIO_WIDTH = 8 PARAMETER C_INTERRUPT_PRESENT = 0 PARAMETER C_IS_DUAL = 0 PARAMETER HW_VER = 2.00.a PARAMETER C_BASEADDR = 0x81400000 PARAMETER C_HIGHADDR = 0x8140ffff BUS_INTERFACE SPLB = mb_plb PORT GPIO_IO_O = fpga_0_LEDs_8Bit_GPIO_IO_O_pin END BEGIN mpmc PARAMETER INSTANCE = DDR_SDRAM PARAMETER C_NUM_PORTS = 1 PARAMETER C_SPECIAL_BOARD = S3E_STKIT PARAMETER C_MEM_TYPE = DDR PARAMETER C_MEM_PARTNO = MT46V32M16-6 PARAMETER C_MEM_DATA_WIDTH = 16 PARAMETER C_PIM0_BASETYPE = 2 PARAMETER HW_VER = 6.04.a PARAMETER C_MPMC_BASEADDR = 0x8c000000 PARAMETER C_MPMC_HIGHADDR = 0x8fffffff BUS_INTERFACE SPLB0 = mb_plb PORT MPMC_Clk0 = clk_100_0000MHzDCM0 PORT MPMC_Clk90 = clk_100_0000MHz90DCM0 PORT MPMC_Rst = sys_periph_reset PORT DDR_Clk = fpga_0_DDR_SDRAM_DDR_Clk_pin PORT DDR_Clk_n = fpga_0_DDR_SDRAM_DDR_Clk_n_pin PORT DDR_CE = fpga_0_DDR_SDRAM_DDR_CE_pin PORT DDR_CS_n = fpga_0_DDR_SDRAM_DDR_CS_n_pin PORT DDR_RAS_n = fpga_0_DDR_SDRAM_DDR_RAS_n_pin PORT DDR_CAS_n = fpga_0_DDR_SDRAM_DDR_CAS_n_pin PORT DDR_WE_n = fpga_0_DDR_SDRAM_DDR_WE_n_pin PORT DDR_BankAddr = fpga_0_DDR_SDRAM_DDR_BankAddr_pin PORT DDR_Addr = fpga_0_DDR_SDRAM_DDR_Addr_pin PORT DDR_DQ = fpga_0_DDR_SDRAM_DDR_DQ_pin PORT DDR_DM = fpga_0_DDR_SDRAM_DDR_DM_pin PORT DDR_DQS = fpga_0_DDR_SDRAM_DDR_DQS_pin PORT DDR_DQS_Div_O = fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin PORT DDR_DQS_Div_I = fpga_0_DDR_SDRAM_ddr_dqs_div_io_pin END BEGIN clock_generator PARAMETER INSTANCE = clock_generator_0 PARAMETER C_CLKIN_FREQ = 50000000 PARAMETER C_CLKOUT0_FREQ = 100000000 PARAMETER C_CLKOUT0_PHASE = 90 PARAMETER C_CLKOUT0_GROUP = DCM0 PARAMETER C_CLKOUT0_BUF = TRUE PARAMETER C_CLKOUT1_FREQ = 100000000 PARAMETER C_CLKOUT1_PHASE = 0 PARAMETER C_CLKOUT1_GROUP = DCM0 PARAMETER C_CLKOUT1_BUF = TRUE SP3E 1-20. www.xilinx.com/university xup@xilinx.com.

(21) Lab Workbook. Simple Hardware Design Lab. PARAMETER C_CLKOUT2_FREQ = 50000000 PARAMETER C_CLKOUT2_PHASE = 0 PARAMETER C_CLKOUT2_GROUP = NONE PARAMETER C_CLKOUT2_BUF = TRUE PARAMETER C_EXT_RESET_HIGH = 1 PARAMETER HW_VER = 4.02.a PORT CLKIN = CLK_S PORT CLKOUT0 = clk_100_0000MHz90DCM0 PORT CLKOUT1 = clk_100_0000MHzDCM0 PORT CLKOUT2 = clk_50_0000MHz PORT RST = sys_rst_s PORT LOCKED = Dcm_all_locked END BEGIN mdm PARAMETER INSTANCE = mdm_0 PARAMETER C_MB_DBG_PORTS = 1 PARAMETER C_USE_UART = 1 PARAMETER HW_VER = 2.00.b PARAMETER C_BASEADDR = 0x84400000 PARAMETER C_HIGHADDR = 0x8440ffff BUS_INTERFACE SPLB = mb_plb BUS_INTERFACE MBDEBUG_0 = microblaze_0_mdm_bus PORT Debug_SYS_Rst = Debug_SYS_Rst END BEGIN proc_sys_reset PARAMETER INSTANCE = proc_sys_reset_0 PARAMETER C_EXT_RESET_HIGH = 1 PARAMETER HW_VER = 3.00.a PORT Slowest_sync_clk = clk_50_0000MHz PORT Ext_Reset_In = sys_rst_s PORT MB_Debug_Sys_Rst = Debug_SYS_Rst PORT Dcm_locked = Dcm_all_locked PORT MB_Reset = mb_reset PORT Bus_Struct_Reset = sys_bus_reset PORT Peripheral_Reset = sys_periph_reset END. www.xilinx.com/university xup@xilinx.com. SP3E 1-21.

(22)

Nuevo documento

Amalgamation property in quasi modal algebras
Amalgamation Property It is known that the variety of modal algebras has the Amalgamation Property AP and the Superamalgamation Property SAP see [3] for these properties and the
Simultaneous approximation by a new sequence of Szãsz Beta type operators
Linear positive operators, Simultaneous approximation, Voronovaskaja-type asymptotic formula, Degree of approximation, Modulus of continuity.... and there holds the recurrence
A compact trace theorem for domains with external cusps
In [1] a different kind of trace result was obtained by introducing a weighted Sobolev space in Ω , such that the restriction to the boundary of functions in that space are in Lp ∂Ω..
A description of hereditary skew group algebras of Dynkin and Euclidean type
Λ[G] with G an abelian group and Λ an hereditary algebra of tame representation type The aim of this section is to describe all possible actions of a finite abelian group on an
Paths on graphs and associated quantum groupoids
Given any simple biorientable graph it is shown that there exists a weak *-Hopf algebra constructed on the vector space of graded endomorphisms of essential paths on the graph.. This
Drinfel’d doubles and Shapovalov determinants
The Shapovalov determinant for a class of pointed Hopf algebras is calculated, including quantized enveloping algebras, Lusztig’s small quantum groups, and quantized Lie superalgebras..
On semisimple Hopf algebras with few representations of dimension greater than one
In the paper we consider semisimple Hopf algebras H with the following property: irreducible H-modules of the same dimension > 1 are isomorphic.. Then M is the unique irreducible
Hopf algebras and finite tensor categories in conformal field theory
In more detail, one has the following Theorem: i The pair C, A, with C a modular tensor category and A a simple symmetric special Frobenius algebra in C, supplies all required
Global dimensions for Lie groups at level k and their conformally exceptional quantum subgroups
The previous equality relating global dimensions then follows from |Ak G| = |OE| and from the fact that, in the case of a quantum module E measuring a conformal embedding, the following
On twisted homogeneous racks of type D
Simple twisted homogeneous racks We now explore when Proposition 3.10 applies to a simple twisted homogeneous rack with L an alternating group An , n ≥ 5, or a sporadic group.. This

Etiquetas

Documento similar

Driving to a fast IMS feature vector computing
In this paper, we will focus on the “what” system, trying to organize the most commonly used image processing tasks for the extraction of color and shape information, running them in
0
0
12
Designing a Myro-Compatible Robot for Education as Copyleft Hardware
Robot Software The robot shows two software layers: the Linux system embedded in the MIPS hardware, and the firmware developed for the EasyDuino board.. The Linux system was built up
0
0
11
Computational modelling of expressive music performance in jazz guitar: a machine learning approach
Thus, the primary objective of this research is to develop a system for expressive music performance analysis and synthesis, in the context of jazz melodic performance, using the
0
0
171
Part 1: Use FTP from a Command Prompt
Part 1: Use FTP from a Command Prompt Instructor Note: This lab uses the anonymous FTP site for the Center for Disease Control and Prevention.. This site was chosen because it has been
0
0
10
Lab – Observing ARP with the Windows CLI, IOS CLI and Wireshark
In this lab, you will use the ARP commands in both Windows and Cisco routers to display the ARP table.. You will also clear the ARP cache and add static ARP
0
0
18
Lab - Troubleshooting NAT Configurations (Instructor Version)
Objectives Part 1: Build the Network and Configure Basic Device Settings Part 2: Troubleshoot Static NAT Part 3: Troubleshoot Dynamic NAT.. Background / Scenario In this lab, the
0
0
14
Lab – Configuring Basic Switch Settings (Instructor Version)
In this step, you will examine the default switch settings, such as current switch configuration, IOS information, interface properties, VLAN information, and flash memory.. You can
0
0
17
Lab – Configuring Basic Router Settings with IOS CLI (Instructor
Lab – Configuring Basic Router Settings with IOS CLI In Part 3, you will use SSH to connect to the router remotely and utilize IOS commands to retrieve information from the device to
0
0
17
Lab – Configuring Advanced EIGRP for IPv4 Features (Instructor
In this lab, you will configure automatic and manual summarization for EIGRP, configure EIGRP route propagation, fine-tune EIGRP metrics, and use MD5 authentication to secure EIGRP
0
0
22
Lab - Troubleshooting NAT Configurations (Instructor Version)
Objectives Part 1: Build the Network and Configure Basic Device Settings Part 2: Troubleshoot Static NAT Part 3: Troubleshoot Dynamic NAT.. Background / Scenario In this lab, the
0
0
14
Lab - Configuring a Site-to-Site IPsec VPN using CCP on an ISR and ASDM on an ASA 5510 (Instructor Version)
Lab - Configuring a Site-to-Site IPsec VPN using CCP on an ISR and ASDM on an ASA 5510 Note: If the ASA does not respond, you may need to close the window and continue to the next
0
0
45
Lab - Configuring a Site-to-Site IPsec VPN Using CCP and ASDM
Part 4: Configuring the ASA as a Site-to-Site IPsec VPN Endpoint Using ASDM In Part 4 of this lab, you will configure the ASA as an IPsec VPN tunnel endpoint.. The tunnel between the
0
0
41
Lab - Configuring an Intrusion Prevention System (IPS) Using the CLI and CCP (Instructor Version)
You will load the IPS Signature package from a TFTP server and configure the public crypto key using the Cisco IOS CLI and CCP.. Note: The router commands and output in this lab are
0
0
53
EN4 Dynamics and Vibrations Design Project Design and construction of a solar powered vehicle
EN4 Dynamics and Vibrations Design Project Design and construction of a solar powered vehicle Synopsis In this project you will design and construct a small solar powered vehicle to
0
0
10
EDK Concepts, Tools, and Techniques
Creating an Embedded System with Two MicroBlaze Embedded Processors In this Test Drive, you will use the Base System Builder and ISE® Project Navigator to create and implement a
0
0
110
Show more